Design And Analysis Of A Fast Transient Voltage Regulator With All Ceramic Output Capacitors For Mobile Microprocessors by Lee, Chun Heng
i 
 
 
 
DESIGN AND ANALYSIS OF A FAST TRANSIENT 
VOLTAGE REGULATOR WITH ALL CERAMIC 
OUTPUT CAPACITORS FOR MOBILE 
MICROPROCESSORS 
 
 
 
 
 
 
 
 
 
 
 
By 
 
 
 
 
 
 
 
 
 
 
 
 
 
LEE CHUN HENG 
 
 
 
 
 
 
 
 
 
 
 
A Dissertation submitted for partial fulfilment of the 
requirement for the degree of Master of Science (Electronic 
Systems Design Engineering) 
 
 
 
 
August 2015
ii 
 
ACKNOWLEDGEMENT 
 
First of all, I would like to express my gratitude to my supervisor, Dr. Nur 
Syazreen Ahmad for her tireless effort to provide guidance, suggestions, and help to 
support my work throughout my tenure as a postgraduate student in Universiti Sains 
Malaysia (USM).  I definitely learned a lot under the supervision of Dr. Nur Syazreen 
Ahmad and truly grateful to have this opportunity to work with her to complete the 
thesis. Not to forget the tremendous support extended by USM where numerous talks 
and writing workshops were purposely held to help the student on improving our thesis 
writing skills. In addition, special thanks to Usains Holdings Sdn. Bhd. who partnered 
with USM in hosting this master program. Thank you for the logistics planning and 
curriculum arrangements. Of course I must also thank Intel Microelectronics (M) Sdn. 
Bhd. who funded my studies. Without the financial support, none of this would be 
achieved. Last but not least, I must thank my family for always supporting me and 
always be there for me through thick and thin. Last but not least, a big thank you for 
those who have helped me along the way from the start to the end. Thank you.  
 
 
 
 
 
 
iii 
 
TABLE OF CONTENTS 
 
ACKNOWLEDGEMENT ....................................................................................... ii 
ABSTRAK ............................................................................................................ vii 
ABSTRACT ......................................................................................................... viii 
LIST OF FIGURES ................................................................................................ ix 
LIST OF TABLES ................................................................................................ xiii 
LIST OF SYMBOLS ............................................................................................ xiv 
CHAPTER 1 ............................................................................................................ 1 
1.0 Chapter Overview ...................................................................................... 1 
1.1 Background ............................................................................................... 1 
1.2 Switching Frequency of Voltage Regulator ................................................ 3 
1.3 The Need for Fast Transient Voltage Regulator .......................................... 4 
1.4 Problem Statement ..................................................................................... 6 
1.5 Research Objective .................................................................................... 7 
1.6 Thesis Outline ............................................................................................ 7 
CHAPTER 2 ............................................................................................................ 9 
2.0 Chapter Overview ...................................................................................... 9 
2.1 Fundamentals of Switching Voltage Regulator ......................................... 10 
2.2 Output Capacitor for Voltage Regulator ................................................... 11 
2.3 Power Delivery Architecture in Mobile Computer System ....................... 14 
2.4 Voltage Regulator in the Power Delivery Network ................................... 15 
iv 
 
2.5 Switching VR vs Linear VR ..................................................................... 16 
2.6 On-board VR vs On-Chip VR .................................................................. 17 
2.7 Single-Phase VR vs Multi-Phase VR ....................................................... 18 
2.8 Topology of Buck Converter .................................................................... 19 
2.8.1 Power Stage of Buck Converter ............................................................................ 19 
2.8.2 Control Schemes and Techniques .................................................................. 20 
2.8.3 Feedback Compensation ................................................................................ 21 
2.9 Output Impedance and VR Transient Response ........................................ 22 
2.10 Adaptive Voltage Positioning (AVP) ....................................................... 24 
2.11 Efficiency of Voltage Regulator ............................................................... 26 
2.12 Chapter Summary .................................................................................... 29 
CHAPTER 3 .......................................................................................................... 30 
3.0 Chapter Overview .................................................................................... 30 
3.1 Block Diagram of the Voltage Regulator Design ...................................... 30 
3.1.1 Controller ....................................................................................................... 31 
3.1.2 Driver ............................................................................................................. 33 
3.1.3 MOSFET ........................................................................................................ 36 
3.1.4 Current Sensing Network ............................................................................... 37 
3.1.5 Output LC Filter ............................................................................................. 39 
3.2 Flow Chart of the Voltage Regulator Design ............................................ 40 
3.3 Design Specifications............................................................................... 42 
3.4 Power Loss Calculator ............................................................................. 43 
v 
 
3.4.1 MOSFET and Driver Losses .......................................................................... 44 
3.4.2 Inductor Losses .............................................................................................. 49 
3.5 Design of Current Sensing Network ......................................................... 54 
3.6 Determine the Number of MLCC Needed ................................................ 54 
3.7 Loop Gain Simulation Using MATHCAD ............................................... 61 
3.8 Output Impedance and Transient Simulation Using LTSpice ................... 63 
3.9 Measurement of Transient Response on Test Board ................................. 64 
3.10 Chapter Summary .................................................................................... 66 
CHAPTER 4 .......................................................................................................... 67 
4.0  Chapter Overview ................................................................................... 67 
4.1 Selection of Switching Frequency for Optimal Efficiency ........................ 68 
4.2 Temperature Compensation of the Current Sensing Network ................... 70 
4.3 Selection of MLCC Type for Smallest Decoupling Area .......................... 71 
4.4 Results of Output Impedance and Transient Simulation using LTSpice .... 72 
4.5  Loop Gain Response of the Voltage Regulator ........................................ 80 
4.6 Transient Response of the Voltage Regulator on Test Board .................... 81 
4.7 Chapter Summary .................................................................................... 85 
CHAPTER 5 .......................................................................................................... 86 
5.0 Chapter Overview .................................................................................... 86 
5.1 Conclusion ............................................................................................... 86 
5.1 Future Works ........................................................................................... 87 
REFERENCES ...................................................................................................... 89 
vi 
 
APPENDIX A:  Evaluation Module (EVM) of TPS59650 ..................................... 94 
APPENDIX B:  Schematic of TPS59650 ............................................................... 95 
APPENDIX C:  Functional Block Diagram of MOSFET Driver TPS51601 ........... 96 
APPENDIX D:  Datasheet of Inductor MPT724-H1 Series .................................... 97 
APPENDIX E:  Online Datasheet of Multilayer Ceramic Capacitor 
GRM32ER60J107ME20 ........................................................................................ 98 
 
 
 
vii 
 
ABSTRAK 
Keperluan untuk mereka bentuk pengatur voltan yang mempunyai tindak balas 
transien yang cepat didorong oleh kadar transien yang semakin meningkat daripada 
mikropemproses mudah alih. Oleh itu, mengoptimumkan frekuensi pensuisan 
pengatur voltan menjadi langkah penting untuk mencapai keseimbangan antara 
mengekalkan kecekapan pengatur voltan dan meningkatkan tindak balas transien. 
Kapasitor seramik berlapis telah menjadi lebih popular sebagai kapasitor output 
pengantara voltan disebabkan oleh saiznya yang kecil dan kos murah. 
Walaupun topologi penukar buck kekal tidak berubah betahun-tahun, terdapat 
banyak inovasi dan kejayaan cemerlang dalam peringkat kuasa pengatur voltan dan 
teknologi kawalan. Selain itu, reka bentuk yang berorientasikan galangan keluaran dan 
AVP (Penempatan Voltan Automatik) telah diperkenalkan untuk menangani 
keperluan transien. Banyak kajian juga memberi tumpuan untuk meningkatkan 
kecekapan pegantara voltage terutama untuk system yang beroperasi dengan bateri. 
Sebuah pengatur voltan bertindak balas laju yang mempunyai hanya kapasitor 
output seramik untuk mikropemproses mudah alih dicadangkan dalam kajian ini. Hasil 
kajian ini menunjukkan bahawa pengatur voltan yang direka adalah stabil dengan jenis 
dan bilangan kapasitor seramik berlapisan yang dicadangkan. Lebih penting lagi, 
keputusan transien juga adalah sehampir dengan keputusan simulasi di mana output 
pengantara voltan tidak mengalami kelanjakan dan kejatuhan voltan semasa 
dimuatkan dengan arus dinamik yang bermaknitud 10.5A dalam 1μs. Kesimpulannya, 
sebuah pengatur voltan dengan tindak balas laju yang mempunyai hanya kapasitor 
output seramik telah direka dan dianalisis and ia mempunyai tindak balas transien 
yang lebih baik berbanding dengan reka bentuk asal. 
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ABSTRACT 
The need to have fast transient response of the voltage regulator is driven by 
the increasing current slew rate of the mobile microprocessor. Hence, optimizing the 
switching frequency of the voltage regulator becomes an important step to achieve a 
balance between preserving the efficiency of the voltage regulator and improving the 
transient response. Besides, output capacitor solution with multilayer ceramic 
capacitor has also become more popular due to its small size and cheap cost.  
Over the years, even though the topology of the buck converter remains 
unchanged, there are plenty of innovations and breakthroughs in the power stage of 
the voltage regulator and controller technology. In addition, output impedance 
oriented design and adaptive voltage positioning (AVP) feature are also introduced to 
address the transient requirements. Apart from improving the dynamic response of the 
voltage regulator, many research works also focus on improving the efficiency of the 
voltage regulator, especially for battery-powered systems.   
A fast transient voltage regulator with all ceramic output capacitors for mobile 
microprocessor is proposed in this study. The outcome of the study shows that the 
voltage regulator designed is stable with the proposed type and number of multilayer 
ceramic capacitors. More importantly, the actual transient results correlate well with 
the simulation results where minimal transient droop and overshoot are observed with 
a dynamic current load step with a slew rate of 10.5A per 1 µs. In conclusion, a fast 
transient voltage regulator with all ceramic output capacitors is designed and analyzed 
which proven to have better transient performance compared to the original design on 
the test board.  
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CHAPTER 1 
INTRODUCTION 
 
1.0 Chapter Overview 
Chapter 1 is the introductory chapter of this study. First of all, Section 1.1 
provides the background of the study and also listed down the five important criteria 
for a good voltage regulator in mobile segment.  Section 1.2 explains the trend of 
switching frequency in the industry and the challenges to optimize the switching 
frequency to achieve a balance between good transient performance and good 
efficiency. Section 1.3 justifies the need to design a fast transient voltage regulator 
with optimized number of output capacitor in order to keep the solution size small and 
cheap.  The problem statement and research objective are presented in Section 1.4 and 
Section 1.5 respectively. Last but not least, Section 1.6 provides the thesis outline.  
 
1.1 Background 
Non-isolated DC-DC voltage regulator is the key component of power delivery 
network in a modern computer system. It is used to step down the high DC input 
voltage to a well regulated lower output voltage which is consumed by platform 
devices. Out of all the platform devices, the design of the voltage regulator for the 
processor is most demanding and challenging because the quality of the power 
delivery network to the processor determines the overall performance of the system.  
2 
 
There are many key parameters which dictates the quality of a voltage 
regulator design. In fact, the importance of each parameters can be varied across 
different industry and segments. Figure 1.1 depicts the key parameters for a good 
voltage regulator design for mobile system such as laptop.  
 
Figure 1.1: Key design requirements for power delivery circuits on mobile computer  
 
First of all, the voltage regulator must be stable under all possible operating 
conditions, and this is the most important and fundamental requirement. Secondly, fast 
transient response of the voltage regulator has become more and more important as 
the mobile processor load current switches at a much higher slew rate nowadays. A 
fast reacting and stable voltage regulator is able to keep the output voltage under the 
specified regulation window even when high current transient event happens. A fast 
transient voltage regulator can also bring significant cost and area benefit to the 
voltage regulator solution. The reason is when the voltage regulator can react fast 
enough to high frequency transient, significant amount of output capacitors can be 
saved. This directly translates to less design cost and board area occupied. 
 Efficiency is another key metric to gauge the quality of the voltage regulator 
in a mobile computer system. A voltage regulator with good efficiency has low power 
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loss which is translated to prolonged battery life for a battery-powered system. In 
addition, an efficient voltage regulator requires only simple thermal solution. In a 
greater extent, the whole system can be designed in a chassis with no fan at all. In fact, 
fan-less design is very much a requirement in thin and light-weight laptop design such 
as Intel’s Ultrabooks.   
 
1.2 Switching Frequency of Voltage Regulator 
Typical design specifications for a switching regulator includes input voltage 
range, output voltage, maximum output current, and worst case magnitude of the 
dynamic output current. Switching frequency is the key design parameter that has 
direct impact to the transient performance and efficiency of the voltage regulator. 
Figure 1.3 below shows the typical switching frequency for different power converters 
in the market. For the case of voltage regulator residing in a mobile computer system, 
the switching frequency ranges from 200 kHz to 1 MHz.  In fact, the trend for 
switching frequency of voltage regulator has been increasing steadily over the years.  
 
Figure 1.2: Switching frequency of different voltage regulators [1] 
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High switching frequency is good for transient performance and reducing size 
of the passive components such as inductor and capacitors of the voltage regulator.  
However, too high of a switching frequency will degrade the efficiency of the voltage 
regulator and increase the risk of control loop instability. Hence, voltage regulator 
designer faces a great challenge to find the suitable switching frequency in order to 
meet both the efficiency and transient performance targets.  
 
1.3 The Need for Fast Transient Voltage Regulator 
Moore’s law propelled the semiconductor industry to double the number of 
transistors integrated into the processor every 18 to 24 months as shown in Figure 1.4 
below. In addition, advancement of semiconductor manufacturing process also helps 
to reduce the supply voltage to the processor to sub-1V in the most recent processors. 
 
Figure 1.3: Increasing number of transistors integrated into the processor according 
to Moore’s law [2] 
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 However, current demand for processors is increasing year-over-year due to 
aggressive integration strategy and increasing complexity of circuit blocks inside the 
processor. Besides, computational frequency of the processor will always be pushed 
higher from one generation of processor to the next. Together with incremental power 
saving states being introduced to the processor C-states, the current profile of the 
processor becomes more dynamic in nature. Figure 1.5 below shows that the trend of 
the current slew rate of processor is increasing year-over-year when new generation 
of processors are released.  
 
Figure 1.4: Trend of processor’s current slew rate measured at the package pin [3] 
 
 The industry is trying to catch up with the high current slew rate of the 
processor current load by developing voltage regulator with high switching frequency. 
However, as mentioned in section 1.2, the switching frequency range for voltage 
regulator is limited in order to preserve the efficiency and stability. The other design 
solution to address the high current slew rate is to design with huge number of output 
6 
 
capacitors. Unfortunately, design with too many output capacitors will increase the 
product cost and consume huge amount of board area. This is not a favorable solution 
for mobile segment. As a result, this situation poses a great challenge to the voltage 
regulator designer.  
 
1.4 Problem Statement 
Fast transient voltage regulator is very much needed to address droop and 
overshoot caused by the high current slew rate of the processor. Increasing the 
switching frequency of the voltage regulator is a way to improve the transient response. 
However, on-board voltage regulator has limited switching frequency range. Besides, 
too high of a switching frequency will result in poor efficiency. Hence, this situation 
challenges the voltage regulator design to optimize both the switching frequency and 
efficiency at the same time.  
Secondly, size of the voltage regulator has always been too huge driven by 
increasing power demand of the mobile processor. This renders the overall mobile 
computing product to be heavy, bulky, costly, and unattractive. With AVP feature 
introduced, now the voltage regulator designer has the option to design with all 
ceramic output capacitors in order to present an area and cost effective solution. 
However, design with all ceramic output capacitors requires thorough analysis and 
engineering judgment so that the solution presented is stable and meets the design 
specifications.   
 
